Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits

Alexander Kushnerov; Moti Medina; Alexandre Yakovlev

doi:10.1109/ASYNC48570.2021.00011

Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits

Alexander Kushnerov, Moti Medina, Alexandre Yakovlev

Bar-Ilan University - The Alexander Kofkin Faculty of Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

11 Scopus citations

Abstract

The cost of design, test and fabrication of self-timed circuits remains prohibitive for their wider adoption in practice. Addressing this issue, researchers are trying to find ways for rapid prototyping of self-timed circuits in FPGAs. Combinational logic is realized in FPGAs by look-up tables (LUTs), which are typically built as a binary tree of 2-way multiplexers (MUX 2:1). This brings us to the idea of using MUX 2:1 in self-timed designs particularly, in quasi-delay-insensitive (QDI) circuits. Multiplexers however, realize a binate (non-monotone) Boolean function and therefore may cause logic hazards. A standard way for preventing these hazards requires designing of special circuit for MUX 2:1. On the other hand, there are indirect evidences that the multiplexers in some commercial FPGAs are hazard-free. Based on this assumption, we propose an original approach for realizing a multi-input C-element, which is widely used in QDI circuits. This paves the way for using hazard-free MUX 2:1 in more complex self-timed elements. All the proposed circuits are designed and verified in a CAD tool Workcraft.

Original language	English
Title of host publication	Proceedings - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021
Publisher	IEEE Computer Society
Pages	17-24
Number of pages	8
ISBN (Electronic)	9781728141329
DOIs	https://doi.org/10.1109/ASYNC48570.2021.00011
State	Published - 2021
Event	27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021 - Virtual, Online, China Duration: 7 Sep 2021 → 10 Sep 2021

Publication series

Name	Proceedings - International Symposium on Asynchronous Circuits and Systems
Volume	2021-September
ISSN (Print)	2643-1394
ISSN (Electronic)	2643-1483

Conference

Conference	27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021
Country/Territory	China
City	Virtual, Online
Period	7/09/21 → 10/09/21

Bibliographical note

Publisher Copyright:
© 2021 IEEE

Funding

We would like to thank Boris S. Tsirlin for discussing the very idea of using multiplexers in semimodular circuits and for his patents. We are also grateful to Danil Sokolov, who realized the binate consensus verification in Workcraft. This research was partially supported by ISF, grant 867/19 and by EPSRC, grant EP/N023641/1 "STRATA". Wewould like to thankBoris S. Tsirlinfordiscussingthevery idea of using multiplexers in semimodular circuits and for his patents. We are also gratefulto Danil Sokolov, who realized the binate consensus verification in Workcraft. This research was partially supported by ISF, grant 867/19 and by EPSRC, grant EP/N023641/1 "STRATA".

Funders	Funder number
Boris S. Tsirlin
Engineering and Physical Sciences Research Council	EP/N023641/1
Israel Science Foundation	867/19

Keywords

Binate function
C-element
Consensus cube
Hazard
Lookup table
Multiplexer
QDI circuit

Access to Document

10.1109/ASYNC48570.2021.00011

Cite this

Kushnerov, A., Medina, M., & Yakovlev, A. (2021). Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits. In Proceedings - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021 (pp. 17-24). (Proceedings - International Symposium on Asynchronous Circuits and Systems; Vol. 2021-September). IEEE Computer Society. https://doi.org/10.1109/ASYNC48570.2021.00011

@inproceedings{4fb23d233d1f4eaaa03bd6c73a505466,

title = "Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits",

abstract = "The cost of design, test and fabrication of self-timed circuits remains prohibitive for their wider adoption in practice. Addressing this issue, researchers are trying to find ways for rapid prototyping of self-timed circuits in FPGAs. Combinational logic is realized in FPGAs by look-up tables (LUTs), which are typically built as a binary tree of 2-way multiplexers (MUX 2:1). This brings us to the idea of using MUX 2:1 in self-timed designs particularly, in quasi-delay-insensitive (QDI) circuits. Multiplexers however, realize a binate (non-monotone) Boolean function and therefore may cause logic hazards. A standard way for preventing these hazards requires designing of special circuit for MUX 2:1. On the other hand, there are indirect evidences that the multiplexers in some commercial FPGAs are hazard-free. Based on this assumption, we propose an original approach for realizing a multi-input C-element, which is widely used in QDI circuits. This paves the way for using hazard-free MUX 2:1 in more complex self-timed elements. All the proposed circuits are designed and verified in a CAD tool Workcraft.",

keywords = "Binate function, C-element, Consensus cube, Hazard, Lookup table, Multiplexer, QDI circuit",

author = "Alexander Kushnerov and Moti Medina and Alexandre Yakovlev",

note = "Publisher Copyright: {\textcopyright} 2021 IEEE; 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021 ; Conference date: 07-09-2021 Through 10-09-2021",

year = "2021",

doi = "10.1109/ASYNC48570.2021.00011",

language = "אנגלית",

series = "Proceedings - International Symposium on Asynchronous Circuits and Systems",

publisher = "IEEE Computer Society",

pages = "17--24",

booktitle = "Proceedings - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021",

address = "ארצות הברית",

}

Kushnerov, A, Medina, M & Yakovlev, A 2021, Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits. in Proceedings - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021. Proceedings - International Symposium on Asynchronous Circuits and Systems, vol. 2021-September, IEEE Computer Society, pp. 17-24, 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021, Virtual, Online, China, 7/09/21. https://doi.org/10.1109/ASYNC48570.2021.00011

Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits. / Kushnerov, Alexander; Medina, Moti; Yakovlev, Alexandre.
Proceedings - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021. IEEE Computer Society, 2021. p. 17-24 (Proceedings - International Symposium on Asynchronous Circuits and Systems; Vol. 2021-September).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits

AU - Kushnerov, Alexander

AU - Medina, Moti

AU - Yakovlev, Alexandre

PY - 2021

Y1 - 2021

N2 - The cost of design, test and fabrication of self-timed circuits remains prohibitive for their wider adoption in practice. Addressing this issue, researchers are trying to find ways for rapid prototyping of self-timed circuits in FPGAs. Combinational logic is realized in FPGAs by look-up tables (LUTs), which are typically built as a binary tree of 2-way multiplexers (MUX 2:1). This brings us to the idea of using MUX 2:1 in self-timed designs particularly, in quasi-delay-insensitive (QDI) circuits. Multiplexers however, realize a binate (non-monotone) Boolean function and therefore may cause logic hazards. A standard way for preventing these hazards requires designing of special circuit for MUX 2:1. On the other hand, there are indirect evidences that the multiplexers in some commercial FPGAs are hazard-free. Based on this assumption, we propose an original approach for realizing a multi-input C-element, which is widely used in QDI circuits. This paves the way for using hazard-free MUX 2:1 in more complex self-timed elements. All the proposed circuits are designed and verified in a CAD tool Workcraft.

AB - The cost of design, test and fabrication of self-timed circuits remains prohibitive for their wider adoption in practice. Addressing this issue, researchers are trying to find ways for rapid prototyping of self-timed circuits in FPGAs. Combinational logic is realized in FPGAs by look-up tables (LUTs), which are typically built as a binary tree of 2-way multiplexers (MUX 2:1). This brings us to the idea of using MUX 2:1 in self-timed designs particularly, in quasi-delay-insensitive (QDI) circuits. Multiplexers however, realize a binate (non-monotone) Boolean function and therefore may cause logic hazards. A standard way for preventing these hazards requires designing of special circuit for MUX 2:1. On the other hand, there are indirect evidences that the multiplexers in some commercial FPGAs are hazard-free. Based on this assumption, we propose an original approach for realizing a multi-input C-element, which is widely used in QDI circuits. This paves the way for using hazard-free MUX 2:1 in more complex self-timed elements. All the proposed circuits are designed and verified in a CAD tool Workcraft.

KW - Binate function

KW - C-element

KW - Consensus cube

KW - Hazard

KW - Lookup table

KW - Multiplexer

KW - QDI circuit

UR - http://www.scopus.com/inward/record.url?scp=85126097617&partnerID=8YFLogxK

U2 - 10.1109/ASYNC48570.2021.00011

DO - 10.1109/ASYNC48570.2021.00011

M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.conference???

AN - SCOPUS:85126097617

T3 - Proceedings - International Symposium on Asynchronous Circuits and Systems

SP - 17

EP - 24

BT - Proceedings - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021

PB - IEEE Computer Society

T2 - 27th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2021

Y2 - 7 September 2021 through 10 September 2021

ER -

Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits

Abstract

Publication series

Conference

Bibliographical note

Funding

Keywords

Access to Document

Other files and links

Fingerprint

Cite this