Towards a DML Library Characterization and Design with Standard Flow

Itamar Levi; Alexander Fish

doi:10.1007/978-3-030-40786-5_7

Towards a DML Library Characterization and Design with Standard Flow

Research output: Chapter in Book/Report/Conference proceeding › Chapter

Abstract

After discussing the DML foundations and presenting several conceptual use cases of DML, we now introduce the reader to ways to scale up the utilization space of DML. Specifically, this chapter presents an approach to a DML cell-library characterization and describes...

Original language	English
Title of host publication	Dual Mode Logic
Place of Publication	Cham, Switzerland
Publisher	Springer
Pages	115-142
Number of pages	28
DOIs	https://doi.org/10.1007/978-3-030-40786-5_7
State	Published - 16 Dec 2020

Keywords

Standard cell library
Standard flow
Characterization
Electronic design automation (EDA)
Automation
ASIC
RTL-synthesis
Static timing analysis (STA)
Non-unate
Monotonicity
Cascading
Duplication
Pseudo-static
Liberty
Connection class
Cadence
Synopsis
Mapping
Violation
Crossed cells
Post-synthesis
Footless
Dummy cells
Semi-footed cells
Area expansion
Gate count
Speedup
Slowdown
DML synthesis
DML

Access to Document

10.1007/978-3-030-40786-5_7

Cite this

@inbook{1e8fb3fcdb1e4ea6b603211fa3fbb24c,

title = "Towards a DML Library Characterization and Design with Standard Flow",

abstract = "After discussing the DML foundations and presenting several conceptual use cases of DML, we now introduce the reader to ways to scale up the utilization space of DML. Specifically, this chapter presents an approach to a DML cell-library characterization and describes...",

keywords = "Standard cell library, Standard flow, Characterization, Electronic design automation (EDA), Automation, ASIC, RTL-synthesis, Static timing analysis (STA), Non-unate, Monotonicity, Cascading, Duplication, Pseudo-static, Liberty, Connection class, Cadence, Synopsis, Mapping, Violation, Crossed cells, Post-synthesis, Footless, Dummy cells, Semi-footed cells, Area expansion, Gate count, Speedup, Slowdown, DML synthesis, DML",

author = "Itamar Levi and Alexander Fish",

year = "2020",

month = dec,

day = "16",

doi = "10.1007/978-3-030-40786-5\_7",

language = "אנגלית",

pages = "115--142",

booktitle = "Dual Mode Logic",

publisher = "Springer",

}

TY - CHAP

T1 - Towards a DML Library Characterization and Design with Standard Flow

AU - Levi, Itamar

AU - Fish, Alexander

PY - 2020/12/16

Y1 - 2020/12/16

N2 - After discussing the DML foundations and presenting several conceptual use cases of DML, we now introduce the reader to ways to scale up the utilization space of DML. Specifically, this chapter presents an approach to a DML cell-library characterization and describes...

AB - After discussing the DML foundations and presenting several conceptual use cases of DML, we now introduce the reader to ways to scale up the utilization space of DML. Specifically, this chapter presents an approach to a DML cell-library characterization and describes...

KW - Standard cell library

KW - Standard flow

KW - Characterization

KW - Electronic design automation (EDA)

KW - Automation

KW - ASIC

KW - RTL-synthesis

KW - Static timing analysis (STA)

KW - Non-unate

KW - Monotonicity

KW - Cascading

KW - Duplication

KW - Pseudo-static

KW - Liberty

KW - Connection class

KW - Cadence

KW - Synopsis

KW - Mapping

KW - Violation

KW - Crossed cells

KW - Post-synthesis

KW - Footless

KW - Dummy cells

KW - Semi-footed cells

KW - Area expansion

KW - Gate count

KW - Speedup

KW - Slowdown

KW - DML synthesis

KW - DML

UR - https://www.mendeley.com/catalogue/b38bf58d-a72b-3aa0-b0c3-d04025a3efe5/

U2 - 10.1007/978-3-030-40786-5_7

DO - 10.1007/978-3-030-40786-5_7

M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.chapter???

SP - 115

EP - 142

BT - Dual Mode Logic

PB - Springer

CY - Cham, Switzerland

ER -

Towards a DML Library Characterization and Design with Standard Flow

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this