Towards a DML Library Characterization and Design with Standard Flow

Research output: Chapter in Book/Report/Conference proceedingChapter


After discussing the DML foundations and presenting several conceptual use cases of DML, we now introduce the reader to ways to scale up the utilization space of DML. Specifically, this chapter presents an approach to a DML cell-library characterization and describes...
Original languageEnglish
Title of host publicationDual Mode Logic
Place of PublicationCham, Switzerland
Number of pages28
StatePublished - 16 Dec 2020


  • Standard cell library
  • Standard flow
  • Characterization
  • Electronic design automation (EDA)
  • Automation
  • ASIC
  • RTL-synthesis
  • Static timing analysis (STA)
  • Non-unate
  • Monotonicity
  • Cascading
  • Duplication
  • Pseudo-static
  • Liberty
  • Connection class
  • Cadence
  • Synopsis
  • Mapping
  • Violation
  • Crossed cells
  • Post-synthesis
  • Footless
  • Dummy cells
  • Semi-footed cells
  • Area expansion
  • Gate count
  • Speedup
  • Slowdown
  • DML synthesis
  • DML


Dive into the research topics of 'Towards a DML Library Characterization and Design with Standard Flow'. Together they form a unique fingerprint.

Cite this