Skip to main navigation Skip to search Skip to main content

Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing

  • Intel
  • Technion-Israel Institute of Technology

Research output: Contribution to journal › Article › peer-review

3 Scopus citations

Fingerprint

Dive into the research topics of 'Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing'. Together they form a unique fingerprint.
Sort by

Keyphrases

Computer Science

Engineering