Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing

Konstantin Moiseev, Shmuel Wimer, Avinoam Kolodny

Research output: Contribution to journal › Article › peer-review

3 Scopus citations

Fingerprint

Dive into the research topics of 'Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing'. Together they form a unique fingerprint.

Keyphrases

Computer Science

Engineering