Ten years of partial order reduction

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

103 Scopus citations

Abstract

Checking the properties of concurrent systems is an ever growing challenge. Along with the development of improved verification methods, some critical systems that require careful attention have become highly concurrent and intricate. Partial order reduction methods were proposed for reducing the time and memory required to automatically verify concurrent asynchronous systems. We describe partial order reduction for various logical formalisms, such as LTL, CTL and process algebras. We show how one can combine partial order reduction with other efficient model checking techniques.

Original languageEnglish
Title of host publicationComputer Aided Verification - 10th International Conference, CAV'98, Proceedings
PublisherSpringer Verlag
Pages17-28
Number of pages12
ISBN (Print)3540646086, 9783540646082
DOIs
StatePublished - 1998
Externally publishedYes
Event10th International Conference on Computer-Aided Verification, CAV'98 - Vancouver, BC, Canada
Duration: 28 Jun 19982 Jul 1998

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume1427 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference10th International Conference on Computer-Aided Verification, CAV'98
Country/TerritoryCanada
CityVancouver, BC
Period28/06/982/07/98

Fingerprint

Dive into the research topics of 'Ten years of partial order reduction'. Together they form a unique fingerprint.

Cite this