TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing

Jeremy Constantin; Ahmed Dogan; Oskar Andersson; Pascal Meinerzhagen; Joachim Neves Rodrigues; David Atienza; Andreas Burg

doi:10.1109/VLSI-SoC.2012.7332094

TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing

Jeremy Constantin, Ahmed Dogan, Oskar Andersson, Pascal Meinerzhagen, Joachim Neves Rodrigues, David Atienza, Andreas Burg

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

Compressed sensing (CS) is a universal technique for the compression of sparse signals. CS has been widely used in sensing platforms where portable, autonomous devices have to operate for long periods of time with limited energy resources. Therefore, an ultra-low-power (ULP) CS implementation is vital for these kind of energy-limited systems. Sub-threshold (sub-V_T) operation is commonly used for ULP computing, and can also be combined with CS. However, most established CS implementations can achieve either no or very limited benefit from sub-V_T operation. Therefore, we propose a sub-V_T application-specific instruction-set processor (ASIP), exploiting the specific operations of CS. Our results show that the proposed ASIP accomplishes 62x speed-up and 11.6x power savings with respect to an established CS implementation running on the baseline low-power processor.

Original language	English
Title of host publication	2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012
Publisher	IEEE Computer Society
Pages	159-164
Number of pages	6
ISBN (Electronic)	9781467326582
DOIs	https://doi.org/10.1109/VLSI-SoC.2012.7332094
State	Published - 18 Nov 2015
Externally published	Yes
Event	IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012 - Santa Cruz, United States Duration: 7 Oct 2012 → 10 Oct 2012

Publication series

Name	IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC
Volume	07-10-October-2012
ISSN (Print)	2324-8432
ISSN (Electronic)	2324-8440

Conference

Conference	IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012
Country/Territory	United States
City	Santa Cruz
Period	7/10/12 → 10/10/12

Bibliographical note

Publisher Copyright:
© 2012 IEEE.

Access to Document

10.1109/VLSI-SoC.2012.7332094

Cite this

Constantin, J., Dogan, A., Andersson, O., Meinerzhagen, P., Rodrigues, J. N., Atienza, D., & Burg, A. (2015). TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing. In 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012 (pp. 159-164). Article 7332094 (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC; Vol. 07-10-October-2012). IEEE Computer Society. https://doi.org/10.1109/VLSI-SoC.2012.7332094

@inproceedings{d93d7d041ce846779528921b46ae5024,

title = "TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing",

abstract = "Compressed sensing (CS) is a universal technique for the compression of sparse signals. CS has been widely used in sensing platforms where portable, autonomous devices have to operate for long periods of time with limited energy resources. Therefore, an ultra-low-power (ULP) CS implementation is vital for these kind of energy-limited systems. Sub-threshold (sub-VT) operation is commonly used for ULP computing, and can also be combined with CS. However, most established CS implementations can achieve either no or very limited benefit from sub-VT operation. Therefore, we propose a sub-VT application-specific instruction-set processor (ASIP), exploiting the specific operations of CS. Our results show that the proposed ASIP accomplishes 62x speed-up and 11.6x power savings with respect to an established CS implementation running on the baseline low-power processor.",

author = "Jeremy Constantin and Ahmed Dogan and Oskar Andersson and Pascal Meinerzhagen and Rodrigues, {Joachim Neves} and David Atienza and Andreas Burg",

note = "Publisher Copyright: {\textcopyright} 2012 IEEE.; IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012 ; Conference date: 07-10-2012 Through 10-10-2012",

year = "2015",

month = nov,

day = "18",

doi = "10.1109/VLSI-SoC.2012.7332094",

language = "אנגלית",

series = "IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC",

publisher = "IEEE Computer Society",

pages = "159--164",

booktitle = "2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012",

address = "ארצות הברית",

}

Constantin, J, Dogan, A, Andersson, O, Meinerzhagen, P, Rodrigues, JN, Atienza, D & Burg, A 2015, TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing. in 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012., 7332094, IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC, vol. 07-10-October-2012, IEEE Computer Society, pp. 159-164, IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012, Santa Cruz, United States, 7/10/12. https://doi.org/10.1109/VLSI-SoC.2012.7332094

TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing. / Constantin, Jeremy; Dogan, Ahmed; Andersson, Oskar et al.
2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012. IEEE Computer Society, 2015. p. 159-164 7332094 (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC; Vol. 07-10-October-2012).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - TamaRISC-CS

T2 - IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012

AU - Constantin, Jeremy

AU - Dogan, Ahmed

AU - Andersson, Oskar

AU - Meinerzhagen, Pascal

AU - Rodrigues, Joachim Neves

AU - Atienza, David

AU - Burg, Andreas

PY - 2015/11/18

Y1 - 2015/11/18

N2 - Compressed sensing (CS) is a universal technique for the compression of sparse signals. CS has been widely used in sensing platforms where portable, autonomous devices have to operate for long periods of time with limited energy resources. Therefore, an ultra-low-power (ULP) CS implementation is vital for these kind of energy-limited systems. Sub-threshold (sub-VT) operation is commonly used for ULP computing, and can also be combined with CS. However, most established CS implementations can achieve either no or very limited benefit from sub-VT operation. Therefore, we propose a sub-VT application-specific instruction-set processor (ASIP), exploiting the specific operations of CS. Our results show that the proposed ASIP accomplishes 62x speed-up and 11.6x power savings with respect to an established CS implementation running on the baseline low-power processor.

AB - Compressed sensing (CS) is a universal technique for the compression of sparse signals. CS has been widely used in sensing platforms where portable, autonomous devices have to operate for long periods of time with limited energy resources. Therefore, an ultra-low-power (ULP) CS implementation is vital for these kind of energy-limited systems. Sub-threshold (sub-VT) operation is commonly used for ULP computing, and can also be combined with CS. However, most established CS implementations can achieve either no or very limited benefit from sub-VT operation. Therefore, we propose a sub-VT application-specific instruction-set processor (ASIP), exploiting the specific operations of CS. Our results show that the proposed ASIP accomplishes 62x speed-up and 11.6x power savings with respect to an established CS implementation running on the baseline low-power processor.

UR - http://www.scopus.com/inward/record.url?scp=84959010969&partnerID=8YFLogxK

U2 - 10.1109/VLSI-SoC.2012.7332094

DO - 10.1109/VLSI-SoC.2012.7332094

M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.conference???

AN - SCOPUS:84959010969

T3 - IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC

SP - 159

EP - 164

BT - 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012

PB - IEEE Computer Society

Y2 - 7 October 2012 through 10 October 2012

ER -

Constantin J, Dogan A, Andersson O, Meinerzhagen P, Rodrigues JN, Atienza D et al. TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing. In 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip, VLSI-SoC 2012. IEEE Computer Society. 2015. p. 159-164. 7332094. (IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC). doi: 10.1109/VLSI-SoC.2012.7332094

TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing

Abstract

Publication series

Conference

Bibliographical note

Access to Document

Other files and links

Fingerprint

Cite this