TY - JOUR
T1 - Simulation Study on Comparison of 'Inside-Channel' and 'On-Dielectric' Source Contact Modifications on the Performance of the Vertical Organic Field Effect Transistors
AU - Ghosh, Sirsendu
AU - Singh Bisht, Ramesh
AU - Kumar, Pramod
N1 - Publisher Copyright:
© 1963-2012 IEEE.
PY - 2024
Y1 - 2024
N2 - The channel length in vertical organic field effect transistors (VOFETs) is defined by the organic semiconductor (OSC) thin film thickness that can be in the nanometer range, which allows it to operate at low voltages, hence reducing the power consumption. The reduced channel length also leads to a much higher OFF-state current, and this can increase power leakage and deteriorate the performance, and hence, OFF-state current must be reduced using the modification of the VOFET structure. To address the high OFF-state current issue, modifications on the perforated source contact are explored using simulation studies. In geometrical modifications, the two structures viz. 'on-dielectric' (OD) and 'inside-channel' (IC) source contacts are compared, where the 'OD' source contact is on the gate oxide layer, whereas 'IC' source contact denotes an underlying OSC layer. The simulation results show that for optimized conditions, the 'OD' source contact performed better than the 'IC' source contact. The source contacts are further modified with insulating layers to improve the ON/OFF ratio and subthreshold swing (SS) in both geometries. The results suggest that reducing the thickness of the buried OSC layer in the 'IC' contact configuration with top and side walls of source contact coated with insulator leads to the best performance having an ON/OFF ratio -108 and SS 141 mV/decade. The improvements occur as the charge carrier injection takes place from the bottom side of the contact, and hence, the applied gate voltage can provide better control over the injection barrier due to the direct in-sight position of the source injection region.
AB - The channel length in vertical organic field effect transistors (VOFETs) is defined by the organic semiconductor (OSC) thin film thickness that can be in the nanometer range, which allows it to operate at low voltages, hence reducing the power consumption. The reduced channel length also leads to a much higher OFF-state current, and this can increase power leakage and deteriorate the performance, and hence, OFF-state current must be reduced using the modification of the VOFET structure. To address the high OFF-state current issue, modifications on the perforated source contact are explored using simulation studies. In geometrical modifications, the two structures viz. 'on-dielectric' (OD) and 'inside-channel' (IC) source contacts are compared, where the 'OD' source contact is on the gate oxide layer, whereas 'IC' source contact denotes an underlying OSC layer. The simulation results show that for optimized conditions, the 'OD' source contact performed better than the 'IC' source contact. The source contacts are further modified with insulating layers to improve the ON/OFF ratio and subthreshold swing (SS) in both geometries. The results suggest that reducing the thickness of the buried OSC layer in the 'IC' contact configuration with top and side walls of source contact coated with insulator leads to the best performance having an ON/OFF ratio -108 and SS 141 mV/decade. The improvements occur as the charge carrier injection takes place from the bottom side of the contact, and hence, the applied gate voltage can provide better control over the injection barrier due to the direct in-sight position of the source injection region.
KW - Charge carrier transport
KW - organic semiconductors (OSCs)
KW - source electrode modifications
KW - vertical field effect transistors (VFETs)
UR - http://www.scopus.com/inward/record.url?scp=85205374380&partnerID=8YFLogxK
U2 - 10.1109/ted.2024.3442188
DO - 10.1109/ted.2024.3442188
M3 - ???researchoutput.researchoutputtypes.contributiontojournal.article???
AN - SCOPUS:85205374380
SN - 0018-9383
VL - 71
SP - 6293
EP - 6298
JO - IEEE Transactions on Electron Devices
JF - IEEE Transactions on Electron Devices
IS - 10
ER -