Abstract
The vast majority of digital systems are designed using pipelined sequential logic, thanks to a well-known and robust implementation flow with the ability to increase throughput simply by introducing intermediate sampling stages. However, adding these registers results in significant area and power overheads. Clockless Wave-Propagated Pipelining (CWPP) is a design approach that reaches high throughputs without the need for intermediate sampling registers.
Original language | English |
---|---|
Title of host publication | IEEE International Symposium on Circuits and Systems, ISCAS 2022 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 1138-1139 |
Number of pages | 2 |
ISBN (Electronic) | 9781665484855 |
DOIs | |
State | Published - 2022 |
Event | 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022 - Austin, United States Duration: 27 May 2022 → 1 Jun 2022 |
Publication series
Name | Proceedings - IEEE International Symposium on Circuits and Systems |
---|---|
Volume | 2022-May |
ISSN (Print) | 0271-4310 |
Conference
Conference | 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022 |
---|---|
Country/Territory | United States |
City | Austin |
Period | 27/05/22 → 1/06/22 |
Bibliographical note
Publisher Copyright:© 2022 IEEE.