RC64: A many-core high-performance digital signal processor for space applications

Ran Ginosar, Peleg Aviely, Tuvia Liran, Dov Alon, Reuven Dobkin, Michael Goldberg

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The space industry suffers from a lack of space-qualified high-performance processor that can execute "next-generation" DSP and other applications. RC64, a novel 64-core many-core processing chip is developed to answer that need and deliver 10,000 MIPS and 2,500 MFLOS while dissipating only 3 Watts. RC64 employs a multi-bank shared memory and a hardware scheduler. The programming model employs sequential fine-grain tasks and a separate task map to define task dependencies. RC64 is implemented as a 200 MHz 130nm CMOS ASIC, assembled in hermetically sealed ceramic QFP package and qualified to the highest space standards.

Original languageEnglish
Title of host publicationProceedings of DASIA 2012 - DAta Systems In Aerospace
StatePublished - 2012
Externally publishedYes
EventDAta Systems In Aerospace, DASIA 2012 - Dubrovnik, Croatia
Duration: 14 May 201216 May 2012

Publication series

NameEuropean Space Agency, (Special Publication) ESA SP
Volume701 SP
ISSN (Print)0379-6566

Conference

ConferenceDAta Systems In Aerospace, DASIA 2012
Country/TerritoryCroatia
CityDubrovnik
Period14/05/1216/05/12

Fingerprint

Dive into the research topics of 'RC64: A many-core high-performance digital signal processor for space applications'. Together they form a unique fingerprint.

Cite this