Abstract
An implementation of a programmable cellular neural network is reported. It overcomes some of the limiting characteristics and restrictions inherent in CMOS VLSI technologies, and allows an arbitrarily large continuous-time analog CNN to be built up by modularly connecting CNN chips with a modest number of cells. The template values are implemented as sets of unit and half-unit OTAs and are digitally step-wise programmable. The design incorporates an offset compensation and initialization circuit. All external input, output and control signals are electrical and digital. The design was carried out in a 0.8 μ CMOS technology. Each cell occupies 0.78 mm2, including all support circuitry. Matching accuracy was measured and operation was verified on numerous uncoupled and propagation-type templates.
Original language | English |
---|---|
Pages | 294-299 |
Number of pages | 6 |
State | Published - 1998 |
Externally published | Yes |
Event | Proceedings of the 1998 5th IEEE International Workshop on Cellular Neural Networks and Their Applications, CNNA - London, UK Duration: 14 Apr 1998 → 17 Apr 1998 |
Conference
Conference | Proceedings of the 1998 5th IEEE International Workshop on Cellular Neural Networks and Their Applications, CNNA |
---|---|
City | London, UK |
Period | 14/04/98 → 17/04/98 |