Skip to main navigation Skip to search Skip to main content

Planar CMOS to multi-gate layout conversion for maximal fin utilization

Research output: Contribution to journal › Article › peer-review

4 Scopus citations

Fingerprint

Dive into the research topics of 'Planar CMOS to multi-gate layout conversion for maximal fin utilization'. Together they form a unique fingerprint.
Sort by

Keyphrases

Computer Science