Abstract
The paper deals with synthesis technique for designing
circuits with on-line errors detection. We present a new
technique of designing a concurrently checking functional circuit
by partitioning the circuit into two independent sub-circuits.
The technique does not require any redundant coding variables.
Instead, we propose to utilize some input variables. These
variables are transferred directly into the checker providing
the self-checking property for arbitrary errors (not necessarily
unidirectional). A method for constructing the overall system
is presented. Benchmark results are presented and show the
efficiency of the proposed approach
| Original language | American English |
|---|---|
| Title of host publication | IFIP/IEEE VLSI-SoC - International Conference on Very Large Scale Integration |
| State | Published - 2008 |
Bibliographical note
Place of conference:GreeceFingerprint
Dive into the research topics of 'Non-redundant Scheme for Arbitrary Error Detection in Combinational Circuits'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver