TY - GEN
T1 - Narrow BP active-RC filters with reduced power and sensitivity
AU - Jurišić, Dražen
AU - Mijat, Neven
AU - Moschytz, George S.
PY - 2005
Y1 - 2005
N2 - This paper presents the low-sensitivity and low-power realization of narrow high-order band-pass (BP) active resistance-capacitance (RC) filters. It is known that filters using multiple-feedback structures have reduced sensitivities to passive component tolerances. We present a filter realization using cascaded "two-amplifier biquartic" BP active filter blocks (CBQ), with reduced numbers of operational amplifiers. The "impedance tapering" and the gain-sensitivity-product minimization decrease both passive and active sensitivities of biquartic blocks. As an example, the design procedure and the Schoeffler's sensitivity analysis, were performed for an 8th-order Chebyshev narrow-BP filter.
AB - This paper presents the low-sensitivity and low-power realization of narrow high-order band-pass (BP) active resistance-capacitance (RC) filters. It is known that filters using multiple-feedback structures have reduced sensitivities to passive component tolerances. We present a filter realization using cascaded "two-amplifier biquartic" BP active filter blocks (CBQ), with reduced numbers of operational amplifiers. The "impedance tapering" and the gain-sensitivity-product minimization decrease both passive and active sensitivities of biquartic blocks. As an example, the design procedure and the Schoeffler's sensitivity analysis, were performed for an 8th-order Chebyshev narrow-BP filter.
UR - http://www.scopus.com/inward/record.url?scp=33749022250&partnerID=8YFLogxK
U2 - 10.1109/ecctd.2005.1523094
DO - 10.1109/ecctd.2005.1523094
M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.conference???
AN - SCOPUS:33749022250
SN - 0780390660
SN - 9780780390669
T3 - Proceedings of the 2005 European Conference on Circuit Theory and Design
SP - 197
EP - 200
BT - Proceedings of the 2005 European Conference on Circuit Theory and Design
T2 - 2005 European Conference on Circuit Theory and Design
Y2 - 28 August 2005 through 2 September 2005
ER -