MirrorNPUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm

Yizhak Shifman; Alexander Fish; Joseph Shor

doi:10.1109/ISCAS48785.2022.9937229

Mirror^NPUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm

Yizhak Shifman, Alexander Fish, Joseph Shor

Bar-Ilan University - The Alexander Kofkin Faculty of Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

PUF circuits utilize multiple identical bit-cells to generate their unique keys. Thus, the Si area of each bit has a profound impact on the circuit. A method for extraction of multiple independent bits from single PUF cells is proposed. This method utilizes PUF preselection 'tilt' tests to obtain a new, uncorrelated, entropy source. During tilt tests, intentional controllable mismatch is introduced to the PUF cells, and their stability is concluded. The test could be revisited as a method to measure the internal mismatch size, by finding the tilt size required to flip the test result from 'pass' to 'fail'. As the mismatch size is random and uncorrelated, it could be used to extract multiple additional PUF bits, as well as to find the unstable bit-cells relative to each new PUF bit. A Si implementation, which relies on the capacitive tilt PUF, in TSMC 65nm, is presented, with two additional bits. This demonstrates the applicability of the scheme for multiple new bits. Measured results of the second new bit show BER of 4E-4, zero additional cell area and excellent uniqueness and randomness.

Original language	English
Title of host publication	IEEE International Symposium on Circuits and Systems, ISCAS 2022
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	2418-2422
Number of pages	5
ISBN (Electronic)	9781665484855
DOIs	https://doi.org/10.1109/ISCAS48785.2022.9937229
State	Published - 2022
Event	2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022 - Austin, United States Duration: 27 May 2022 → 1 Jun 2022

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	2022-May
ISSN (Print)	0271-4310

Conference

Conference	2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022
Country/Territory	United States
City	Austin
Period	27/05/22 → 1/06/22

Bibliographical note

Publisher Copyright:
© 2022 IEEE.

Funding

This work was supported in part by the Israel Innovation Authority.

Funders	Funder number
Israel Innovation Authority

Keywords

Mirror PUF
preselection
security
tilt test

Access to Document

10.1109/ISCAS48785.2022.9937229

Cite this

Shifman, Y., Fish, A., & Shor, J. (2022). Mirror^NPUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm. In IEEE International Symposium on Circuits and Systems, ISCAS 2022 (pp. 2418-2422). (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2022-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS48785.2022.9937229

@inproceedings{b49d54fc35a1486784c3bd14724699b0,

title = "MirrorNPUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm",

abstract = "PUF circuits utilize multiple identical bit-cells to generate their unique keys. Thus, the Si area of each bit has a profound impact on the circuit. A method for extraction of multiple independent bits from single PUF cells is proposed. This method utilizes PUF preselection 'tilt' tests to obtain a new, uncorrelated, entropy source. During tilt tests, intentional controllable mismatch is introduced to the PUF cells, and their stability is concluded. The test could be revisited as a method to measure the internal mismatch size, by finding the tilt size required to flip the test result from 'pass' to 'fail'. As the mismatch size is random and uncorrelated, it could be used to extract multiple additional PUF bits, as well as to find the unstable bit-cells relative to each new PUF bit. A Si implementation, which relies on the capacitive tilt PUF, in TSMC 65nm, is presented, with two additional bits. This demonstrates the applicability of the scheme for multiple new bits. Measured results of the second new bit show BER of 4E-4, zero additional cell area and excellent uniqueness and randomness.",

keywords = "Mirror PUF, preselection, security, tilt test",

author = "Yizhak Shifman and Alexander Fish and Joseph Shor",

note = "Publisher Copyright: {\textcopyright} 2022 IEEE.; 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022 ; Conference date: 27-05-2022 Through 01-06-2022",

year = "2022",

doi = "10.1109/ISCAS48785.2022.9937229",

language = "אנגלית",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "2418--2422",

booktitle = "IEEE International Symposium on Circuits and Systems, ISCAS 2022",

address = "ארצות הברית",

}

Shifman, Y, Fish, A & Shor, J 2022, Mirror^NPUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm. in IEEE International Symposium on Circuits and Systems, ISCAS 2022. Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2022-May, Institute of Electrical and Electronics Engineers Inc., pp. 2418-2422, 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, United States, 27/05/22. https://doi.org/10.1109/ISCAS48785.2022.9937229

Mirror^NPUF: Harvesting Multiple Independent Bits From Each PUF Cell in 65nm. / Shifman, Yizhak; Fish, Alexander ; Shor, Joseph.
IEEE International Symposium on Circuits and Systems, ISCAS 2022. Institute of Electrical and Electronics Engineers Inc., 2022. p. 2418-2422 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2022-May).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - MirrorNPUF

T2 - 2022 IEEE International Symposium on Circuits and Systems, ISCAS 2022

AU - Shifman, Yizhak

AU - Fish, Alexander

AU - Shor, Joseph

PY - 2022

Y1 - 2022

N2 - PUF circuits utilize multiple identical bit-cells to generate their unique keys. Thus, the Si area of each bit has a profound impact on the circuit. A method for extraction of multiple independent bits from single PUF cells is proposed. This method utilizes PUF preselection 'tilt' tests to obtain a new, uncorrelated, entropy source. During tilt tests, intentional controllable mismatch is introduced to the PUF cells, and their stability is concluded. The test could be revisited as a method to measure the internal mismatch size, by finding the tilt size required to flip the test result from 'pass' to 'fail'. As the mismatch size is random and uncorrelated, it could be used to extract multiple additional PUF bits, as well as to find the unstable bit-cells relative to each new PUF bit. A Si implementation, which relies on the capacitive tilt PUF, in TSMC 65nm, is presented, with two additional bits. This demonstrates the applicability of the scheme for multiple new bits. Measured results of the second new bit show BER of 4E-4, zero additional cell area and excellent uniqueness and randomness.

AB - PUF circuits utilize multiple identical bit-cells to generate their unique keys. Thus, the Si area of each bit has a profound impact on the circuit. A method for extraction of multiple independent bits from single PUF cells is proposed. This method utilizes PUF preselection 'tilt' tests to obtain a new, uncorrelated, entropy source. During tilt tests, intentional controllable mismatch is introduced to the PUF cells, and their stability is concluded. The test could be revisited as a method to measure the internal mismatch size, by finding the tilt size required to flip the test result from 'pass' to 'fail'. As the mismatch size is random and uncorrelated, it could be used to extract multiple additional PUF bits, as well as to find the unstable bit-cells relative to each new PUF bit. A Si implementation, which relies on the capacitive tilt PUF, in TSMC 65nm, is presented, with two additional bits. This demonstrates the applicability of the scheme for multiple new bits. Measured results of the second new bit show BER of 4E-4, zero additional cell area and excellent uniqueness and randomness.

KW - Mirror PUF

KW - preselection

KW - security

KW - tilt test

UR - http://www.scopus.com/inward/record.url?scp=85131703127&partnerID=8YFLogxK

U2 - 10.1109/ISCAS48785.2022.9937229

DO - 10.1109/ISCAS48785.2022.9937229

M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.conference???

AN - SCOPUS:85131703127

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 2418

EP - 2422

BT - IEEE International Symposium on Circuits and Systems, ISCAS 2022

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 27 May 2022 through 1 June 2022

ER -