Low dropout voltage regulator integrated with digital power gate driver

J. Shor (Inventor), K. Luria (Inventor), A. Lyakhov (Inventor), M. Zelikson (Inventor)

Research output: Patent

Abstract

Described is an apparatus which comprises: a first power supply node to supply input power supply; a power transistor coupled to the first power supply node; a multiplexer to selectively control gate terminal of the power transistor according to whether the power transistor is to operate as part of a low dropout voltage regulator (LDO-VR) or is to operate as a digital switch; and a second power supply node coupled to the power transistor, the second power supply node to provide power supply to a load from the power transistor.
Original languageAmerican English
StatePublished - 2018

Fingerprint

Dive into the research topics of 'Low dropout voltage regulator integrated with digital power gate driver'. Together they form a unique fingerprint.

Cite this