Introduction to Dual Mode Logic (DML)

Itamar Levi; Alexander Fish

doi:10.1007/978-3-030-40786-5_2

Introduction to Dual Mode Logic (DML)

Research output: Chapter in Book/Report/Conference proceeding › Chapter

Abstract

This chapter discusses the concept behind DML. It presents DML basic architectures at the circuit level and describes the two modes of DML operation in detail. Specifically, it elaborates on the range of device-level topologies to construct a DML gate and the valid...

Original language	English
Title of host publication	Dual Mode Logic
Place of Publication	Cham, Switzerland
Publisher	Springer
Pages	25-33
Number of pages	9
DOIs	https://doi.org/10.1007/978-3-030-40786-5_2
State	Published - 16 Dec 2020

Keywords

Dual mode logic (DML)
Dynamic mode
Static mode
Type-A
Type-B
Sizing
Static logic
Pull-up network (PUN)
Pull-down network (PDN)
Upsizing
Drive strength
Keeper
Un-footed
Critical path (CP)
Minimum energy point (MEP)
Minimum delay point (MDP)

Access to Document

10.1007/978-3-030-40786-5_2

Cite this

@inbook{59db018b54a64ac287924bcdfe732787,

title = "Introduction to Dual Mode Logic (DML)",

abstract = "This chapter discusses the concept behind DML. It presents DML basic architectures at the circuit level and describes the two modes of DML operation in detail. Specifically, it elaborates on the range of device-level topologies to construct a DML gate and the valid...",

keywords = "Dual mode logic (DML), Dynamic mode, Static mode, Type-A, Type-B, Sizing, Static logic, Pull-up network (PUN), Pull-down network (PDN), Upsizing, Drive strength, Keeper, Un-footed, Critical path (CP), Minimum energy point (MEP), Minimum delay point (MDP)",

author = "Itamar Levi and Alexander Fish",

year = "2020",

month = dec,

day = "16",

doi = "10.1007/978-3-030-40786-5_2",

language = "אנגלית",

pages = "25--33",

booktitle = "Dual Mode Logic",

publisher = "Springer",

}

TY - CHAP

T1 - Introduction to Dual Mode Logic (DML)

AU - Levi, Itamar

AU - Fish, Alexander

PY - 2020/12/16

Y1 - 2020/12/16

N2 - This chapter discusses the concept behind DML. It presents DML basic architectures at the circuit level and describes the two modes of DML operation in detail. Specifically, it elaborates on the range of device-level topologies to construct a DML gate and the valid...

AB - This chapter discusses the concept behind DML. It presents DML basic architectures at the circuit level and describes the two modes of DML operation in detail. Specifically, it elaborates on the range of device-level topologies to construct a DML gate and the valid...

KW - Dual mode logic (DML)

KW - Dynamic mode

KW - Static mode

KW - Type-A

KW - Type-B

KW - Sizing

KW - Static logic

KW - Pull-up network (PUN)

KW - Pull-down network (PDN)

KW - Upsizing

KW - Drive strength

KW - Keeper

KW - Un-footed

KW - Critical path (CP)

KW - Minimum energy point (MEP)

KW - Minimum delay point (MDP)

UR - https://www.mendeley.com/catalogue/b46a239d-bc73-387c-86c7-8df2aa69dbd1/

U2 - 10.1007/978-3-030-40786-5_2

DO - 10.1007/978-3-030-40786-5_2

M3 - ???researchoutput.researchoutputtypes.contributiontobookanthology.chapter???

SP - 25

EP - 33

BT - Dual Mode Logic

PB - Springer

CY - Cham, Switzerland

ER -

Introduction to Dual Mode Logic (DML)

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this