Energy efficient addition by two-sided carry-reverse computation

Shmuel Wimer, Amnon Stanislavsky, Avinoam Kolodny

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper shows how addition can be accelerated by considering the carry as being propagating from LSB and from MSB towards a midpoint. A closed form expression for the optimal midpoint is derived. The acceleration is used to reduce the energy consumed by the adder. A 64 bit adder targeting 500MHz clock frequency, designed in 65 nanometers, consumed 18% less energy and area compared to adder generated by state-of-the-art EDA synthesis tool.

Original languageEnglish
Title of host publication2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, IEEEI 2012
DOIs
StatePublished - 2012
Externally publishedYes
Event2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, IEEEI 2012 - Eilat, Israel
Duration: 14 Nov 201217 Nov 2012

Publication series

Name2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, IEEEI 2012

Conference

Conference2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel, IEEEI 2012
Country/TerritoryIsrael
CityEilat
Period14/11/1217/11/12

Keywords

  • Adders
  • Low-energy
  • VLSI design

Fingerprint

Dive into the research topics of 'Energy efficient addition by two-sided carry-reverse computation'. Together they form a unique fingerprint.

Cite this