Energy-Delay Tradeoffs of Low-Voltage Dual Mode Logic in 28nm FD-SOI

A. Fish, M. Lanuzza, I. Levi, R. Taco

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review


In this paper, the Dual Mode Logic (DML) technique is evaluated on a low-voltage 16-bit Carry Skip Adder in 28 nm UTBB FD-SOI technology. By combining the operating characteristics of the DML and the unique features of the technology, energy/speed efficient low-voltage adder designs can be defined. More precisely, it is demonstrated that, the capability of the DML design to switch on-the-fly between static and dynamic modes of operation leads to an improvement of more than 20% in terms of energy-delay product (EDP) in comparison to the conventional CMOS design. Moreover, the high efficiency of back plane biasing in the adopted technology allows very fine tuning of energy-delay performances of a DML design, thus emphasizing its intrinsic versatility.
Original languageAmerican English
Title of host publication2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)
StatePublished - 2017

Bibliographical note

Place of conference:USA


Dive into the research topics of 'Energy-Delay Tradeoffs of Low-Voltage Dual Mode Logic in 28nm FD-SOI'. Together they form a unique fingerprint.

Cite this