Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI

Adam Teman, Davide Rossi, Pascal Meinerzhagen, Luca Benini, Andreas Burg

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

24 Scopus citations

Abstract

Standard cell memories (SCMs) are becoming a popular alternative to SRAM IPs due to their design flexibility, ease of implementation, and robust operation at low supply voltages. Exclusively composed of standard cells, these memory arrays are implemented as part of the standard digital design flow. However, the synthesis and place and route (P&R) algorithms employed by this flow do not exploit the distinct and regular structure of an SCM array, leaving room for optimization. In this paper, we present a controlled placement design methodology for optimizing the physical implementation of SCM macros, leading to a structured, non-congested layout with close to 100% placement utilization and reduced wirelength as compared to unstructured layouts. Three sample SCM macro sizes were implemented according to the proposed methodology in a state-of-the-art 28nm FD-SOI technology, and compared with equivalent macros designed with the non-controlled, standard flow, achieving as much as a 22% reduction in area, a 57% reduction in switching power, and a 42% reduction in leakage power. In addition, these macros provide as much as an 88% reduction in switching power, as compared to equivalently sized, foundry provided SRAM IPs, while enabling robust functionality well below the minimum operating voltage of these IPs.

Original languageEnglish
Title of host publication20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages81-86
Number of pages6
ISBN (Electronic)9781479977925
DOIs
StatePublished - 11 Mar 2015
Externally publishedYes
Event2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015 - Chiba, Japan
Duration: 19 Jan 201522 Jan 2015

Publication series

Name20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

Conference

Conference2015 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015
Country/TerritoryJapan
CityChiba
Period19/01/1522/01/15

Bibliographical note

Publisher Copyright:
© 2015 IEEE.

Fingerprint

Dive into the research topics of 'Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI'. Together they form a unique fingerprint.

Cite this