Anomalous kink effect in low-dimensional gate-recessed fully depleted soi mosfet at low temperature

Avi Karsenty, Avraham Chelly

Research output: Contribution to journalArticlepeer-review

3 Scopus citations

Abstract

Nanoscale MOSFETs Gate-Recessed Channel (GRC) device with a silicon channel thickness (tSI) as low as 2.2 nm was first tested at room temperature for functionality check, and then tested at low temperature (77 K) for I-V characterizations. In spite of its FD-SOI nanoscale thickness, the GRC device has surprisingly exhibited a Kink Effect in the output characteristics at 77 K. The anomalous Kink Effect can be explained by the increase of the lateral electric field in the drain junction with the channel extension zone when lowering the temperature.

Original languageEnglish
Article number1550093
JournalNano
Volume10
Issue number7
DOIs
StatePublished - 1 Oct 2015

Bibliographical note

Publisher Copyright:
© 2015 World Scientific Publishing Company.

Keywords

  • Nanoscale FD-SOI MOSFET
  • kink effect
  • low temperature

Fingerprint

Dive into the research topics of 'Anomalous kink effect in low-dimensional gate-recessed fully depleted soi mosfet at low temperature'. Together they form a unique fingerprint.

Cite this