A Simple Scheme for Slot Reuse Without Latency for a Dual Bus Configuration

Oran Sharon; Adrian Segall

doi:10.1109/90.222910

A Simple Scheme for Slot Reuse Without Latency for a Dual Bus Configuration

Oran Sharon, Adrian Segall

Technion-Israel Institute of Technology

Research output: Contribution to journal › Article › peer-review

19 Scopus citations

Abstract

A simple scheme for slot reuse without latency for the Dual Bus configuration is studied. The scheme relies on information read in the previous slot and will be referred to as Previous Slot Information (PSI) slot reuse. The scheme requires a minimal addition to the stations hardware and its reliability is high. The efficiency of PSI is checked over a wide range of parameters and is found to be almost as good as Destination Release. The scheme can be implemented with or without the addition of erasure nodes.

Original language	English
Pages (from-to)	96-104
Number of pages	9
Journal	IEEE/ACM Transactions on Networking
Volume	1
Issue number	1
DOIs	https://doi.org/10.1109/90.222910
State	Published - Feb 1993
Externally published	Yes

Access to Document

10.1109/90.222910

Cite this

@article{c65cd96d795d409bacbc04db67a550aa,

title = "A Simple Scheme for Slot Reuse Without Latency for a Dual Bus Configuration",

abstract = "A simple scheme for slot reuse without latency for the Dual Bus configuration is studied. The scheme relies on information read in the previous slot and will be referred to as Previous Slot Information (PSI) slot reuse. The scheme requires a minimal addition to the stations hardware and its reliability is high. The efficiency of PSI is checked over a wide range of parameters and is found to be almost as good as Destination Release. The scheme can be implemented with or without the addition of erasure nodes.",

author = "Oran Sharon and Adrian Segall",

year = "1993",

month = feb,

doi = "10.1109/90.222910",

language = "אנגלית",

volume = "1",

pages = "96--104",

journal = "IEEE/ACM Transactions on Networking",

issn = "1063-6692",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - A Simple Scheme for Slot Reuse Without Latency for a Dual Bus Configuration

AU - Sharon, Oran

AU - Segall, Adrian

PY - 1993/2

Y1 - 1993/2

N2 - A simple scheme for slot reuse without latency for the Dual Bus configuration is studied. The scheme relies on information read in the previous slot and will be referred to as Previous Slot Information (PSI) slot reuse. The scheme requires a minimal addition to the stations hardware and its reliability is high. The efficiency of PSI is checked over a wide range of parameters and is found to be almost as good as Destination Release. The scheme can be implemented with or without the addition of erasure nodes.

AB - A simple scheme for slot reuse without latency for the Dual Bus configuration is studied. The scheme relies on information read in the previous slot and will be referred to as Previous Slot Information (PSI) slot reuse. The scheme requires a minimal addition to the stations hardware and its reliability is high. The efficiency of PSI is checked over a wide range of parameters and is found to be almost as good as Destination Release. The scheme can be implemented with or without the addition of erasure nodes.

UR - http://www.scopus.com/inward/record.url?scp=0027540546&partnerID=8YFLogxK

U2 - 10.1109/90.222910

DO - 10.1109/90.222910

M3 - ???researchoutput.researchoutputtypes.contributiontojournal.article???

SN - 1063-6692

VL - 1

SP - 96

EP - 104

JO - IEEE/ACM Transactions on Networking

JF - IEEE/ACM Transactions on Networking

IS - 1

ER -

A Simple Scheme for Slot Reuse Without Latency for a Dual Bus Configuration

Abstract

Access to Document

Other files and links

Fingerprint

Cite this