A Multirate Transceiver IC for Four-Wire Full-Duplex Data Transmission

Ken Buttle, Hiroshi Takatori, Cheng Chung Shih, Haim Shafir

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

A CMOS IC transceiver for full-duplex data transmission at 14 data rates is described. At the highest rate of 72 kb/s, two of these chips communicate on a four-wire twisted-pair telephone loop with loss at 36 kHz of up to 48 dB. The chip performs all line driving, timing recovery, and data recovery functions with only 11 passive external line interface components. The transceiver can converge on all Digital Data Service (DDS) lines, sending and receiving unscrambled data without the need for a training sequence. The chip is fabricated in a 2-μm, double-polysilicon, double-metal process with an area of 49 mm2. Power consumption is 200 mW from the single 5-V supply.

Original languageEnglish
Pages (from-to)1928-1935
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume26
Issue number12
DOIs
StatePublished - Dec 1991
Externally publishedYes

Fingerprint

Dive into the research topics of 'A Multirate Transceiver IC for Four-Wire Full-Duplex Data Transmission'. Together they form a unique fingerprint.

Cite this