A low energy and high performance DM2 Adder

Research output: Contribution to journalArticlepeer-review

15 Scopus citations


A novel Dual Mode Square (DM2) adder is proposed. The DM2 adder achieves low energy, high performance and small area by combining two independent techniques recently proposed by the authors: dual-mode logic (DML) and dual-mode addition (DMADD). DML is a special gate topology that allows on-the-fly adaptation of the gates to real time system requirements, and also shows a wide energy-performance tradeoff. DMADD is probability based circuit architecture with a wide energy-performance tradeoff; however its utilization in a pipelined processor requires multi-cycle operation in some cases. We show how DML circuits avoid this requirement, and thus make it possible to transparently plug-in the DM2 adder and derive full benefits from the DMADD. Previous work showed that the DMADD can lead to energy savings of up to 50% at the same clock cycle, compared to conventional CMOS solutions. Simulation results in a 40 nm standard process shows that the proposed DM2 approach achieves additional energy savings of 27% to 36% for 64-bit and 32-bit adders, respectively, compared to DMADD.

Original languageEnglish
Article number6858090
Pages (from-to)3175-3183
Number of pages9
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Issue number11
StatePublished - 1 Nov 2014

Bibliographical note

Publisher Copyright:
© 2014 IEEE.


  • Adders
  • DML
  • low-power design


Dive into the research topics of 'A low energy and high performance DM2 Adder'. Together they form a unique fingerprint.

Cite this